Regviz

Espressif Systems /ESP32-S3 /LCD_CAM /LCD_USER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LCD_USER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/LCD_CAM/LCD_USER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0LCD_DOUT_CYCLELEN0 (LCD_ALWAYS_OUT_EN)LCD_ALWAYS_OUT_EN 0 (LCD_8BITS_ORDER)LCD_8BITS_ORDER 0 (LCD_UPDATE)LCD_UPDATE 0 (LCD_BIT_ORDER)LCD_BIT_ORDER 0 (LCD_BYTE_ORDER)LCD_BYTE_ORDER 0 (LCD_2BYTE_EN)LCD_2BYTE_EN 0 (LCD_DOUT)LCD_DOUT 0 (LCD_DUMMY)LCD_DUMMY 0 (LCD_CMD)LCD_CMD 0 (LCD_START)LCD_START 0 (LCD_RESET)LCD_RESET 0LCD_DUMMY_CYCLELEN 0 (LCD_CMD_2_CYCLE_EN)LCD_CMD_2_CYCLE_EN

Description

LCD configuration register

Fields

LCD_DOUT_CYCLELEN

The output data cycles minus 1 of LCD module.
LCD_ALWAYS_OUT_EN

LCD always output when LCD is in LCD_DOUT state, unless reg_lcd_start is cleared or reg_lcd_reset is set.
LCD_8BITS_ORDER

1: invert every two data byte, valid in 1 byte mode. 0: Not change.
LCD_UPDATE

1: Update LCD registers, will be cleared by hardware. 0 : Not care.
LCD_BIT_ORDER

1: Change data bit order, change LCD_DATA_out[7:0] to LCD_DATA_out[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode. 0: Not change.
LCD_BYTE_ORDER

1: invert data byte order, only valid in 2 byte mode. 0: Not change.
LCD_2BYTE_EN

1: The bit number of output LCD data is 9~16. 0: The bit number of output LCD data is 0~8.
LCD_DOUT

1: Be able to send data out in LCD sequence when LCD starts. 0: Disable.
LCD_DUMMY

1: Enable DUMMY phase in LCD sequence when LCD starts. 0: Disable.
LCD_CMD

1: Be able to send command in LCD sequence when LCD starts. 0: Disable.
LCD_START

LCD start sending data enable signal, valid in high level.
LCD_RESET

The value of command.
LCD_DUMMY_CYCLELEN

The dummy cycle length minus 1.
LCD_CMD_2_CYCLE_EN

The cycle length of command phase. 1: 2 cycles. 0: 1 cycle.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data